Multiplexor and Clock Multiplier for OC-768 Fiber Communications

نویسنده

  • Christian Bourde
چکیده

. Abstract We have developed a Clock Multiplying Unit and 4 to 1 Multiplexor (CMUIMUX 4:l) that operates up to 47Gb/s. The on board VCO is LC tuned and the output clock jitter is Lpspp. The eye diagram of the output is 400mV swing with rise and fall times of less than 9ps. This integrated circuit was processed in a 120GHz BICMOS 0.25um process. Power dissipation is only 1W for a chip area of Zmm"2.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...

متن کامل

Design and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL

A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. &#10The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...

متن کامل

Flow Timestamps

We consider the problem of a packet multiplexor that receives packets from multiple input flows, then forwards them to a single output channel. The multiplexor ensures a predefined forwarding rate for each flow. This is achieved as follows. The multiplexor assigns a timestamp to each received packet. When the channel becomes idle, the multiplexor forwards the packet with the smallest timestamp....

متن کامل

High-performance and Low-power Clock Branch Sharing Pseudo-NMOS Level Converting Flip-flop

Multi-Supply voltage design using Cluster Voltage Scaling (CVS) is an effective way to reduce power consumption without performance degradation. One of the major issues in this method is performance and power overheads due to insertion of Level Converting Flip-Flops (LCFF) at the interface from low-supply to high-supply clusters to simultaneously perform latching and level conversion. In this p...

متن کامل

Terminal System and Capability for ARPA-NASA High-Speed SONET/ATM Experiments Over NASA's Advanced Communications Technology Satellite

Gigabit Earth Stations (GESs) are under development for the ARPA-NASA Gigabit Satellite Network using NASA's Advanced Communications Technology Satellite (ACTS). The GESs will be equipped with SONET OC-3/3c (155.54 Mb/s) and SONET OC-12/12c (622.08 Mb/s) user interfaces. Through these interfaces SONET/ATM experimenters will be able to establish long-haul point-topoint and point-to-multipoint fu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004